1.
Haseena S. Hardware-Software Co-Design for Performance Optimization in Embedded Systems. IJETCSIT [Internet]. 2024 Jun. 24 [cited 2025 Oct. 2];5(2):25-32. Available from: https://www.ijetcsit.org/index.php/ijetcsit/article/view/84